Circuit Analysis and Design using Evolutionary Algorithms by Burwick, Christian et al.
Circuit Analysis and Design using Evolutionary Algorithms
Marc Thomas, Christian Burwick, Karl Goser
Lehrstuhl fu¨r Bauelemente der Elektrotechnik
Universita¨t Dortmund
D-44221 Dortmund, Germany
E-mail: thomas@luzi.e-technik.uni-dortmund.de
Abstract
This paper focuses on electronic design at circuit level.
The use of evolutionary algorithms to this application is
discussed and a trade off to existing approaches is inves-
tigated. The design and analyzing task at this level is de-
scribed in detail. As example a 1-bit full adder design in
static CMOS is inspected with regard to power consump-
tion and delay. In algorithmic scope both, single- and
multi-objective optimization are regarded here.
1 Introduction
Development of new concepts to low power design needs a
comparison to existing alternatives. Independant of the ab-
stract level an optimal decision in lower, as well as in upper
levels is essential to determine the concepts potential. This
paper focuses on the circuit level as a parameter adjustment
task. Instead of commonly used local meliorating proce-
dure evolutionary algorithms as a global optimum seeking
method are used here. A global search could guide the
designer to alternative designs far away from usual ones.
This becomes more important in using new circuit tech-
niques where experience is missing. Beside simple design
tasks analyzing circuit characteristics is in the scope of this
work. Simple design can be seen as improving an exist-
ing or retrieving a new circuit design for implementation
by determining transistor geometries and voltages with re-
spect to given design rules. Circuit analysis focuses on
the breadth of design capabilities and its boundaries, e.g.
power-delay, with the prospect to gain information about
parameter dependencies.
At first a classification of this work in general research
activities is given in section 2. Next is an introduction to
an evolutionary algorithm and its capabilities in section 3.
Following in section 4 and 5 the use of optimization to cir-
cuit design and analysis is illustrated. Despite this work is
motivated by new low power technologies a usual CMOS
circuit is used here as example for better comparison fun-
damentals to other algorithmic approaches in further work.
Finally some concluding remarks are given in section 6.
2 Circuit Optimization
Electronic design at circuit-level is a numeric adjustment
process to meet constraints and goals on a fixed structure.
Parameter extraction and variation, simulation, and result
checking is done interactive in a time consuming process.
Experts knowledge allows single parameter adjustment to-
wards given goals step by step. This motivates multiple
works to study automated design optimization at physical
level.
Several approaches to automated design optimization in
circuit level exist [1, 2, 3]. They differ in their specification
of the problem as well as in solving aspects. But all dis-
pense from global optimality to comply computation time
constraints for practical use. The problem specification can
be done analytically or by using a numeric simulator, e.g.
SPICE. In analytical formulations known dependencies as
in equation 1 (P : average power consumption, f
clk
: clock
frequency, C
e
: effective capacity, V
DD
: supply voltage,
: switching activity) are used to abstract with less accu-
racy but more speed. This is adequate in digital circuit op-
timization with transistors as switches. In contrast to this,
a numeric simulator allows a more precise circuit analysis
and to handle analog elements as well as digital ones. This
can be used to get a circuits evaluation and its gradients.
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The solving approaches can be classified according to
their specificy. The common task is power reduction by
transistor sizing or scaling the supply voltage. A system-
atic approach is the iteratively determination of the critical
path transistor for power reduction by slowing down [3].
More general approaches use numerical simulators to re-
trieve an evaluation and its gradients for specifying a prob-
lem of linear programming, gradient descend or non-linear
optimization with linear constraints [1, 2]. These meth-
1
ods are for local meliorating, special cases, and some al-
low multi-objective optimization by formulating a min-
max problem.
The task of general circuit optimization is still incom-
plete as some characteristics are left beside. First, ana-
log behavior of the circuits becomes more important as
the devices are shrink-ed to sub-m feature size, i.e. dig-
ital elements gain analog aspects [4]. This leads to more
complicated models and an increased role to the different
transistor operation areas which require numerical simu-
lation. Additionally, the intention of robustness becomes
more and more important. Secondly the problem descrip-
tion as linear or non-linear optimization with linear con-
straints does not cope with general circuit optimization
tasks. Parameter domain of correct working circuits is not
known a priori. They must be selected after simulation and
checking. Third, local methods for solving a circuit opti-
mization task may meliorate manually determined circuits
but do not exploit its whole improvement potential. Fourth,
discrete optimization is needed to comply design rules. In
analog circuits transistor size relations are as important as
their absolute geometry. This is the same for digital ele-
ments with internal analog states. Continuous optimization
with following discretization may fail.
3 Algorithm
In this work the numeric simulator surrounding a certain
circuit design is regarded as a black-box model. This
means the optimization algorithm gains no further infor-
mation about the physical characteristics but is therefore
not restricted to a special type of parameter sets like ge-
ometry values. The circuit structure is fixed, thus a set of
parameters specify certain designs for simulation. Given
constraints to circuits functionality are subsequently tested
by algebraic terms. For optimization an evolutionary algo-
rithm, in particular an evolution strategy is used.
An evolution algorithm is a population based methods
using variation and selection of a given set of parameters.
A population is a set of elements each representing a ded-
icated problem’s solution (A circuit design as parameter
vector collecting transistor sizes and voltages). These el-
ements, called individuums, are attached by an evaluation
called fitness. The population evolves step by step. In each
step some modification is performed to the individuums.
First, they are joined by recombination, a binary operator.
Second, is mutation, an unary operator. At last generated
individuums, called spring-off, are selected by their fitness
to the next generation of population. Recombination is
used to obtain and assemble existing properties while mu-
tation allows to achieve new ones. The selection mecha-
nism drives the population towards the requested direction.
In this work population size is chosen as 15 and spring-off
as 100 which are common values.
Benefits by this approach are the low requirements to
problem specification. Any parameters beside the com-
monly viewed transistor geometries and voltages can be
handled, as example threshold voltage or doping concen-
tration in analyzing tasks. Constraints can be any algebraic
term, not limited to linear ones. Finally even noisy charac-
teristics as robustness validation can be optimized.
The method allows to start from a previously deter-
mined parameter set or with full random initialization.
Given constraints can be implemented as hard or soft ones.
Hard constraints called restrictions here are essentially
needed for circuits behavior. This may be voltage levels or
tests whether the numeric simulator is working correctly.
Punishments are soft constraints and can be used for re-
quirements which should be fulfilled. This may be used
for suppressing hazards or delay constraints. After opti-
mization hard and soft constraints should be fulfilled if the
solution set is not empty. This approach is time consum-
ing, applying up to ten-thousands simulations but allows
to reach the global optimum which is essential for circuit
analyzing subjects.
4 Circuit Design
Electronic design in general is a multi-objective optimiza-
tion task. This can be managed with single-objective op-
timization algorithms by linear object weighting or by im-
proving in each step the worst object. The approach used
here is to set a constraint for each object except one.
In manual design optimization, rough rules to achieve a
low power consumption exist, like the two step design con-
cept proposed in [5]. At first the circuit is designed to min-
imum delay and afterwards the supply voltage is reduced
till delay-constraint is exploited. The result should be a
low-voltage, low-power circuit design. Experiments show
that this approach results in a significantly higher power
consumption in relation to a full adjusted design.
The 1-bit Full Adder
As an example a 1-bit full adder [6] in static CMOS is used
here. It consists of 28 transistors each adjustable in width
and length. Involving supply voltage 57 parameters are
free to choose. The signal levels are assumed to be equal
to the supply voltage and ground. But choosing each tran-
sistor geometry independently would lead to a too specific
circuit design. Evaluation of power consumption by sim-
ulation is highly dependent on the given input pattern. To
shorten simulation time the input pattern is chosen as sim-
ple as acceptable but then transition probabilities relations
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Figure 1: Design of a 1-bit full adder. Parameters are transistor sizes and voltage.
may differ from reality too much. Alternatively, transis-
tor parameters can be grouped to achieve a more general
design. This additionally reduces the total number of pa-
rameters which normally results in a faster convergence
in the optimization process. In this example, shown in
figure 1 this implies to assort following transistors: (M1-
M2), (M3), (M4), (M5-M6), (M7-M8), (M9-M10), (M11-
M12-M13), (M14), (M15), (M16-M17-M18), (M19-M20-
M21), (M22-M23-M24), (M25-M27), (M26-M28). Using
these dependencies 29 adjustable parameters are left for
optimization.
For an initial survey the number of parameters is re-
duced once more by partitioning the transistors into two
groups. The first (M1-M10) for carry evaluation and the
second to calculate the sum and the output drivers (M11-
M28). In both p- and n-channel transistors have to be spec-
ified in width and length. Adding the supply voltage results
in nine adjustable parameters for optimization.
The knowledge about a circuit symmetries allows using
a fast and simple input pattern initiating a transition in each
circuit path. Overlapping impulses on each input line are
used here resulting in six different states. The two remain-
ing states of the full adder are symmetric to the involved
ones. For complete analyzation of power consumption the
different transitions would have to be taken into account
but due to complexity it is not considered here (30 transi-
tions in this example). The effort must be justifiable with
regard to simulations mismatch to real world. Conform-
ing input pattern, constraints to output must be defined to
obtain desired output in a given time limit. The result is a
kind of tube for the output signals. Here a delay of 2ns and
assurance of 60% of the output level are used. In figure 2
           
           
           
           
           
           
           
           








    
    
    
    
    
    
    







   
   
   
   
   
   
   







  
  
  
  
  
  
  







  
  
  
  
  
  
  







      
      
      
      
      
      
      







  
  
  
  
  
  
  







  
  
  
  
  
  
  







  
  
  
  
  
  
  







      
      
      
      
      
      
      







ai bi ci 1
si
ci
td=ns
V
V
V
0 5 10 20 25 30 35 4015
0
1
2
2.5
0
1
2
2.5
0
1
2
2.5
Figure 2: Simulation results of 1-bit full adder. Input and
output signal transients with constraints using design B in
Table 1
input signals (a
i
,b
i
,c
i 1
) and outputs (s
i
,c
i
) with timing
constraints are shown.
Signal transients show how optimization exploits the
delay constraints for both rising and falling edge in case
of s
i
. Transistor grouping detains the carry c
i
to reach
the limit. The according circuit design has an average
power consumption of P = 63 Win 0:35m technol-
ogy at 50MHz (design B in table 1). Alternatively a gradi-
ent descend algorithm applied to the same circuit reaches
143W as best result. The two-step design concept named
above, results in a power consumption of 187W at 2:4V .
5 Circuit Analysis
The task of circuit analysis differs from design as parame-
ter dependencies and circuit features are focused. General
characteristics independent to an implementation are ob-
served which implies the needless of parameter discretiza-
tion and necessity of multi-objective optimization. Deter-
mining a functional context a multi-objective optimization
algorithm is required which does not result in a single re-
alization but gives an appropriate coverage of the Pareto
set.
An algorithm complying these requirements is the
predator-prey model [7]. It is an evolutionary algorithm
based on a structured population. Individuals (here: circuit
parameter sets) correspond to the prey and are locally se-
lected for replacement by different evaluation criteria cor-
responding to the predators. These perform a random walk
and therefore drive the population towards the Pareto set,
keeping desired diversity.
This algorithm can be used to investigate certain charac-
teristics among different objectives like power, delay, area,
robustness and how design parameters like transistor width
and length and supply voltage influence them. As an ex-
ample the power-delay curve and the dependency of power
consumption on the supply voltage for the above men-
tioned 1-bit full adder is analyzed here. Some expressive
designs extracted in this work are listed in Table 1. The
designs A, B, C, E and F are Pareto optimal in regard to
power-delay characteristics, while design D gives minimal
power consumption at a supply voltage of 5V . Remarkable
are the high p- to n-channel ratios in design C and E (2.8–
5.7) and also the low ratio in design F (< 1), the fastest
one. The both best low-power designs are almost equal
in power (A: 62W , B: 63W ) and delay. Their designs
seem to be quite common with p- to n-channel ratios of 2.5
and 3 in design A and 1.9 and 2.0 in design B..
5.1 Power-Delay characteristics
The most interesting characteristics in circuit design is the
power-delay relation which is in lack of suitable analyzing
tools simplified to the power-delay product. However it ig-
nores the potential in possible power and delay. A common
way to give an idea of the characteristics shape is variation
of the supply voltage but its validity is closely limited. In
this work multi-objective optimization is used for minimiz-
ing power along with delay.
Seeking methods as used here, just give single circuit
designs complying the given constraints. There is no guar-
antee to optimality or even no information about the abso-
lute quality of the solutions. Hence detected results suffer
only to gain and sustain hypothesis. A complete derivation
Design: A B C D E F
V
DD
=V 2.10 2.30 2.87 5.00 3.53 5.00
P=mW 0.06 0.06 0.16 0.21 0.30 1.26
t
d
=ns 1.02 0.99 0.63 1.05 0.48 0.36
P  t
d
=fJ 61 59 101 221 144 454
W
p1
=m 6.85 4.05 16.00 0.95 16.00 16.00
W
n1
=m 2.71 2.05 2.79 0.60 3.85 5.87
W
p2
=m 4.85 2.60 8.95 0.60 8.11 10.60
W
n2
=m 1.61 1.35 1.91 0.60 2.87 12.40
Table 1: Some results for the 1-bit full adder in static
CMOS sorted by power consumption. The p- and n-
channel transistor widths of transistor group 1 (M1-M10)
and 2 (M11-M28) are given in W
p1
,W
n1
,W
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,W
n2
.
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Figure 3: Power-delay characteristics: Simulation re-
sults approximating the assumed power-delay borderline
(dotted line).
of parameter dependencies would require an analytical ex-
amination which lacks due to complexity.
The results to the optimization task determined by the
predator-prey model are shown in figure 3. A sharp border-
line can be determined describing the power-delay limit.
This implies that the algorithm approximates the curve
very well. The simulation result suffices the analytical
form (P   a)(t
d
+ b)  c with constants a; b; c > 0.
5.2 Voltage-Power characteristics
Low power circuit design is closely coupled to the knowl-
edge of the enormous influence of the supply voltage. The-
ory substantiates a quadratic voltage influence to power
consumption in case of high switching activity (equa-
tion 1). Simulation results varying just the supply voltage
VDD=V
P=mW
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Figure 4: Voltage-power characteristics: Simulation re-
sults beside theory approved dependency (dotted line)
starting at best adjustment for 5V supply voltage.
show an exponent of even more than two. For approxi-
mating a voltage-power dependency a monotonic increas-
ing function is assumed for sure. Thus an optimization to
maximum voltage and minimum power is appropriate.
Results in figure 4 show less definite characteristics than
in case of power-delay which indicate a harder optimiza-
tion task. It points out that the voltage-power relation is
less than quadratic. Especially in the area below 3V a
further reduction of the supply voltage seems to become
less efficient if full geometry optimization potential is ex-
ploited.
6 Conclusion
The evolutionary approach has been presented as a qual-
ified method to circuit design and analyzing tasks. As a
global seeking method evolutionary algorithms allow the
exploration to the limits. This allows the user to compare
technologies independent to designers implementation ca-
pabilities. In future works instead of just determining de-
pendencies, detecting the causes to design goals, i.e. the
influence of W/L-ratios, p- to n-channel-ratios or supply
voltage will be inspected. Evolutionary algorithms are able
to cope with noisy data, thus implying robustness by use of
noisy input (geometry and signal mismatch) is quite sim-
ple. In all, the user gains a more precise imagination to the
task of circuit design.
The evolutionary algorithms need improvement, respec-
tive specialization towards circuit design to cope with more
complex circuits with less simulation effort. Further work
will be done in adjustment and performance estimation of
this approach.
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